

UTILITY PATENT APPLICATION TRANSMITTAL

(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
13031(YO999-438)

Total Pages in this Submission
3
TO THE ASSISTANT COMMISSIONER FOR PATENTS
Box Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

SYSTEM AND METHOD FOR VLSI VISUALIZATION

and invented by:

Daniel R. Knebel, Mark A. Lavin, Jamie H. Moreno, Stanislav Polonsky, Pia N. Sanda, and Steven H. Voldman

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 28 pages and including the following:
 - a. ☒ Descriptive Title of the Invention
 - b. ☐ Cross References to Related Applications (if applicable)
 - c. ☐ Statement Regarding Federally-sponsored Research/Development (if applicable)
 - d. ☐ Reference to Microfiche Appendix (if applicable)
 - e. ☒ Background of the Invention
 - f. ☒ Brief Summary of the Invention
 - g. ☒ Brief Description of the Drawings (if drawings filed)
 - h. ☒ Detailed Description
 - i. ☒ Claim(s) as Classified Below
 - j. ☒ Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
13031(YO999-438)

Total Pages in this Submission
3

Application Elements (Continued)

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☐ Formal Number of Sheets _____
- b. ☒ Informal Number of Sheets 9
4. ☒ Oath or Declaration
- a. ☒ Newly executed *(original or copy)* ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☒ With Power of Attorney ☐ Without Power of Attorney
- d. ☐ **DELETION OF INVENTOR(S)**
Signed statement attached deleting inventor(s) named in the prior application,
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied
under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations
12. ☒ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing
- ☐ First Class ☒ Express Mail *(Specify Label No.):* EL452068675US

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
13031(YO999-438)

Total Pages in this Submission
3

Accompanying Application Parts (Continued)

15. ☐ Certified Copy of Priority Document(s) (if foreign priority is claimed)


16. ☐ Additional Enclosures (please identify below):

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	43	- 20 =	23	x \$18.00	\$414.00
Indep. Claims	2	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$760.00
OTHER FEE (specify purpose) <u>Recordation of Assignment</u>					\$40.00
TOTAL FILING FEE					\$1,214.00

- ☐ A check in the amount of _____ to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **50-0510/IBM** as described below. A duplicate copy of this sheet is enclosed.
- ☒ Charge the amount of 1,214.00 as filing fee.
- ☐ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☒ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).


Signature

Richard L. Catania
Registration No: 32,608

Dated: September 27, 1999

SCULLY, SCOTT, MURPHY & PRESSER
400 Garden City Plaza
Garden City, New York 11530
(516) 742-4343

CC:

CERTIFICATE OF MAILING BY "EXPRESS MAIL" (37 CFR 1.10)

Docket No.

Applicant(s): **Daniel R. Knebel, et al.****13031(YO999-438)**Serial No.
UnassignedFiling Date
HerewithExaminer
UnassignedGroup Art Unit
UnassignedInvention: **SYSTEM AND METHOD FOR VLSI VISUALIZATION**I hereby certify that this **New Patent Application***(Identify type of correspondence)*

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under
37 CFR 1.10 in an envelope addressed to: The Assistant Commissioner for Patents, Washington, D.C. 20231

on **September 27, 1999**
(Date)

Mishelle Spina*(Typed or Printed Name of Person Mailing Correspondence)*
*(Signature of Person Mailing Correspondence)***EL452068675US***("Express Mail" Mailing Label Number)***Note: Each paper must have its own certificate of mailing.**

AMENDMENT TRANSMITTAL LETTER (Large Entity)Applicant(s): **Daniel R. Knebel, et al.**

Docket No.

13031(YO999-438)Serial No.
UnassignedFiling Date
HerewithExaminer
UnassignedGroup Art Unit
UnassignedInvention: **SYSTEM AND METHOD FOR VLSI VISUALIZATION**TO THE ASSISTANT COMMISSIONER FOR PATENTS:


Transmitted herewith is an amendment in the above-identified application.

The fee has been calculated and is transmitted as shown below.

CLAIMS AS AMENDED

	CLAIMS REMAINING AFTER AMENDMENT	HIGHEST # PREV. PAID FOR	NUMBER EXTRA CLAIMS PRESENT	RATE	ADDITIONAL FEE
TOTAL CLAIMS	43 -	43 =	0 x	\$18.00	\$0.00
INDEP. CLAIMS	2 -	2 =	0 x	\$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
TOTAL ADDITIONAL FEE FOR THIS AMENDMENT					\$0.00

- ☒ No additional fee is required for amendment.
- ☐ Please charge Deposit Account No. _____ in the amount of _____
A duplicate copy of this sheet is enclosed.
- ☐ A check in the amount of _____ to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. **50-0510/IBM**
A duplicate copy of this sheet is enclosed.
- ☒ Any additional filing fees required under 37 C.F.R. 1.16.
- ☒ Any patent application processing fees under 37 CFR 1.17.


SignatureDated: **September 27, 1999****John S. Sensny**
Registration No: 28,757**SCULLY, SCOTT, MURPHY & PRESSER**
400 Garden City Plaza
Garden City, New York 11530
(516) 742-4343

I certify that this document and fee is being deposited on
September 27, 1999 with the U.S. Postal Service as first
class mail under 37 C.F.R. 1.8 and is addressed to the
Assistant Commissioner for Patents, Washington, D.C.
20231

Signature of Person Mailing Correspondence

Mishelle Spina

Typed or Printed Name of Person Mailing Correspondence

CC:

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Daniel R. Knebel, Examiner: Unassigned
et al.

Serial No.: Unassigned

Art Unit: Unassigned

Filed: Herewith

Docket: 13031(YO999-438)

For: SYSTEM AND METHOD FOR
VLSI VISUALIZATION

Dated: September 27, 1999

Assistant Commissioner for Patents
Washington, DC 20231

PRELIMINARY AMENDMENT

Sir:

Please amend the patent application transmitted
herewith as follows.

IN THE SPECIFICATION

Page 6. delete lines 5 and 6, and substitute
therefor:


--Figure 7 illustrates current visualizations in the
schematic and layout view.--

CERTIFICATE OF MAILING BY "EXPRESS MAIL"

"Express Mail" Mailing Label Number: EL452068675US
Date of Deposit: September 27, 1999

I hereby certify that this correspondence is being
deposited with the United States Postal Service "Express Mail
Post Office to Addressee" service under 37 C.F.R. §1.10 on the
date indicated above and is addressed to the Assistant
Commissioner of Patents and Trademarks, Washington, D.C. 20231.

Dated: September 27, 1999


Mishelle Spina

IN THE CLAIMS

Claim 40, line 1, change "36" to --39--.

Claim 41, line 1, change "36" to --39--.


Claim 42, line 1, change "36" to --39--.

Claim 43, line 1, change "36" to --39--.

REMARKS

While reviewing this application in preparation for filing, several informalities were noted, and this opportunity is being to correct those matters, care being taken to avoid adding any new matter. In particular, the brief description of Figure 7 and the dependencies of claims 40-43 are being corrected. Entry of this Amendment is respectfully requested.

Respectfully submitted,


John S. Sensny
Registration No. 28,757

SCULLY, SCOTT, MURPHY & PRESSER
400 Garden City Plaza
Garden City, New York 11530
(516) 742-4343

JSS/gc

SYSTEM AND METHOD FOR VLSI VISUALIZATION

Field of the Invention

5 The invention relates to visualization as an aid to the design, verification, and test of integrated circuits.

Background of the Invention

10 As integrated circuits (IC) become increasingly dense and complex, all aspects of design, including custom and synthesized design, design verification and testing are becoming more and more difficult. The immensity of the data and the complex interrelationships among the various
15 aspects of design including the design data, technology, and test, make it extremely difficult for IC designers to complete a design with confidence that it will function at the intended performance, and be manufacturable and reliable. Design aids that enable the visualization of
20 circuit functionality, simulated under various operating conditions, process conditions, and electrical input conditions, that are interactive and cross-probeable with the device and circuit elements of the design views would greatly enhance the ability to create robust designs
25 more effectively and in less time. This invention addresses this need by providing a system and method of visualizing the electrical activity and/or logical activity of an IC. It is easy to use and interpret, and the various design, simulation, and hardware data views
30 contain parameterized, cross-probeable and interrelated content, at the transistor, gate, or circuit level. Here, the term "visualization" is used broadly, and

include animation (for example, slow motion movies) with or without audio enhancement, plots of interrelationships between various dependent and independent variables, and also includes tactile outputs to assist the visually
5 impaired.

A particular embodiment that relates a simulated view to a photon emission view and provides comparative visualizations of each, is disclosed herein. This
10 particular embodiment relates to the commonly owned patent application no. _____ (IBM Docket YO998-343) entitled METHOD FOR VLSI SYSTEM DEBUG AND TIMING ANALYSIS filed herewith, the disclosure of which is incorporated herein by reference. This patent
15 application no. _____ (IBM Docket YO998-343) provides a means by which to characterize internal IC switching activity by measuring and presenting photon emission data according to the technology described in the commonly owned and co-pending U.S. patent application
20 serial no. 08/683,837, entitled NONINVASIVE OPTICAL METHOD FOR MEASURING INTERNAL SWITCHING AND OTHER DYNAMIC PARAMETERS OF CMOS CIRCUITS, filed July 18, 1998, the disclosure of which is also incorporated herein by reference.

25 A feature of simulated picosecond imaging circuit analysis (PICA) is that any test or instruction set sequence may be applied to the circuit under investigation and will lead to observable results. This
30 is contrasted to the present state of PICA measurements. Care must be taken to keep the PICA measurement loop short, and the test loop must be exercised repeatedly.

This is because of the low level of emitted light in the photoluminescence process. This low light level, and the finite duration of the test loop make PICA measurement aquisition times slow. Thinning of the chip further increases the complexity of preparation of test. The simulation, however, is not limited by the low probability for photoluminescence, and any arbitrary test sequence or instruction sequence may be applied and the reaction visualized. The requirement to repeatedly exercise the circuit disappears for the case of PICA simulation. Simulation is also quick compared to measurement. Simulation is also amenable to characterization of the design prior to building the device. Hence, PICA simulation opens up many opportunities for improving designer productivity which have been heretofore unavailable by other means. An example of such a newly enabled application is a test coverage checker which produces output in a visual, intuitive manner.

The invention also relates to the problem of expressing causal relationships in a manner which is easily and intuitively interpreted. For example, circuit designers often analyze simulated circuit activity by plotting voltage waveforms on a common time base to visualize the causal relationships, such as shown in Figure 1 for an inverter chain. The dotted lines pointing from one waveform to the next indicate the causal order of switching events. These relationships can be expressed in terms of a "sequence graph". Figure 2 shows an example of a sequence graph, 12, for the inverter chain. The net names (1, 2, 3, etc.) are indicated at the nodes,

as are the corresponding waveforms (a, b, c, etc.). The arrows connecting the nodes indicate the causal relationship between the voltage behaviors at the nets.

5 Summary of the Invention

It is an objective of this invention to provide a system and method to visualize the simulated internal functioning of ICs for effective design evaluation,
10 design of test, and comparison to the measured internal functioning of ICs as measured using techniques such as the newly available photon emission measurement also known as PICA. An output of the PICA system is a visual representation of transistor switching events, in the
15 form of a slow motion video. The present invention is related to visualization of simulated IC activity. One form of activity further described in the preferred embodiment is the simulated version of the PICA slow motion "movie". This has multiple uses, including i)
20 predicting and thereby preparing test and analysis approaches for PICA measurement, ii) learning through visual study of the switching behavior aligned to the physical layout or optical microscope image, iii) flagging of improper behavior such as incorrect logical
25 operation occurring during certain ranges of simulation conditions, and iv) comparison of the visualizations between simulation and measured data sets.

The structure comprising the system and the method of use
30 apply not only to the visualization of simulated emission images but apply to other simulated design data views as

well. Examples are switch level simulation, current density simulation, and power density simulation.

5 The preferred system and method described herein use a sequence graph which represents the causal activity induced upon a circuit network by a stimulus. This sequence graph may then be annotated with the visualization representation, such as PICA emissions at devices connected to the elements of the graph.
10 Likewise, other visualizations such as current, local power dissipation, local noise, etc., may be annotated in this way.

Brief Description of the Drawings

15 Figure 1 illustrates voltage waveforms corresponding to a delay chain of inverters, with the causal relationships indicated.

20 Figure 2 illustrates a sequence graph for an inverter chain (top), and corresponding schematic (bottom).

Figure 3 illustrates a switching visualization system, structures comprising the system, and the flowchart which
25 shows how the elements of the system are used together in the method.

Figure 4 illustrates the annotation structure of an annotated sequence graph file.

30 Figure 5 illustrates the flow of a photon emission simulation.

Figure 6 shows areal images of the simulated emission corresponding to a physical design during two time intervals.

5 Figure 7 illustrates a tool that compares simulated data to measured emission data.

Figure 8 illustrates the operation of an optical emission simulator.

10

Figure 9 illustrates a method for comparing simulated emissions to measured optical emissions.

Detailed Description of the Preferred Embodiments

15

The preferred embodiment provides a system, structures, and method by which visualization of the simulated circuit behaviors and properties is performed within an IC CAD viewer. These visualizations are viewable within the IC viewer along with the regular device views and measured IC data, verification traces, logical data, and test data. In the case of electrical simulation, currents simulated at nets can be computed to form PICA representations, time varying power maps at the individual transistor and net level, noise, and electromigration maps, to name a few types of visualizations. The novelty of electrical simulation visualization is the viewing of complex circuit activity in an intuitive fashion, down to the individual device level. This can be related to measured circuit activity at the device level by methods such as PICA. As mentioned in the background, there are situations where

20

25

30

simulated PICA is more accessible than the physically measured PICA for the analysis of design because there are no constraints on the test for simulation, and simulation is fast compared to measurement. When visualizing the physical responses of the elements comprising the device, such as nets and transistors, the visualization computation is very efficient because of the compact nature of the response data in the form of a "sequence graph" which contains the representation of the responses including connectivity and causality. The visualization engine need not search the entire dataset of responses from elements of the device, but only those that are influenced by the stimulus. The relationships between the elements, including the cause and effect relationships, and pointers to the desired data to enter visualization, such as voltage waveforms or PICA emissions, are all included in this "sequence graph" representation.

It is noted that visualization may take place at any arbitrary design hierarchy, including mixed hierarchy. For example, for PICA visualization, it is natural to view the emissions on top of the flattened physical design view. For viewing logical activity, one might visualize activity of logical blocks which may be comprised of more than one leaf cell. The desired hierarchy, or mixture of hierarchy, may be defined by interaction with the user interface.

figure 3 illustrates the switching visualization system, structures comprising the system, and the flowchart which shows how the elements of the system are used together in

the method. Generalized input, 100, is expressed in terms of a *sequence graph*, 30. For the preferred embodiment, this input is the output of a circuit simulator, such as a SPICE simulation. This is shown inside the dotted box, 101. Stimuli such as testvectors, 10, are applied to the circuit netlists, 20. The circuit simulator, 15, provides outputs in the form of waveforms or currents at the desired netlist elements.

Device activity traces are another type of generalized input, 100, shown in the Figure. This is illustrated in the lower dotted box, 102. These traces may be measured, which is the case of the example shown in the Figure, or they may be simulated. For measured traces, the inputs are instruction sequences which are applied to the device (state machine). The measured outputs are "traces" which are a sequence of logical states (0's and 1's) at designated register bits or other designated elements. These traces are then expressed into the sequence graph format.

For the case of simulation, stimuli such as instruction set sequences or testvectors are applied to the network under analysis, to produce traces at designated trace locations such as register array bits. The simulation may be a logical simulator or a circuit simulator. There are advantages to using both simulation methods and visualizing each view. In each case, the trace application input would consist of a sequence of 0's and 1's indicating the register bit states at each cycle of the state machine under analysis. The visualization provided by the system may consist of a physical mapping

of the logical states on the physical design data, schematic design data, or logical data. Additional internal "probe" points of the network may be designated for simulation output for the sake of visualization.

5 Then, the activity *leading* to the traces may be visualized in logical or waveform formats. A circuit simulator would provide *voltage or current waveforms*, in which the trace application would proceed as previously described.

10 For *debugging*, the progression of logical states, and wire delays visualized *together* may help path analysis and optimization. A further application is the checking of the instruction traces themselves. One could check
15 the logical progression of the instruction trace through the device to visualize if the instruction trace is indeed exercising the device as intended. For example, a legacy instruction trace may not be effective in exercising a new machine implementation and in this case,
20 the differences may be visualized intuitively. Certain measures could also be derived for the instruction trace such as: relative utilization of elements, power dissipation, noise generation, etc. Each of the
25 aforementioned measures may be derived at the local element level, or at the global level. For example, it would be useful to obtain a value for the power dissipated when a certain instruction sequence is run. Information from the instruction trace dependence on
30 power may be used to characterize the device power dissipation. This information could be used for compiler optimization for power, for example. This simulation would provide a far more accurate estimation for power

than the switching factor estimates largely in use today. Again, these computations and visualizations become traceable with the compact connectivity and causality expression provided by the sequence graph notion.

5 Similarly, traces may be created to maximize noise. The work to create suitable instruction traces for noise tolerance test may be done by simulation. The optimized instruction trace, or testvector sequenced derived from the instruction trace or from the sequence graph, would
10 be utilized in the IC hardware test. In the latter derivation of a testvector sequence to mimick the instruction set, comparison of the sequence graphs for each case would provide a measure of how well the testvector recreates the activity generated by the
15 instruction trace. A further application might maximize skew. Skew tolerance measured through simulation could then be used to tune wires to improve the skew tolerance of the device as necessary. A wire optimization tool may even be programmed to take as input, the annotated
20 sequence graph, in this case annotated with timing data from the simulations or measurements. Similarly, testvectors may be verified and debugged or characterized in much the same manner.

25 The reaction of the circuit to the system input, 100, may be represented in the sequence graph, 30. The sequence graph is derived from the netlist or schematic, and comprises a record of the events that occurred within the network as a result of the system input. For the case of
30 the digital circuit schematic network, the sequence graph may be a cone of logic with base at the input(s) which propogates signal to the outputs, latch points, or other

points of interest. Figure 2 shows a sequence graph (top) for the simple case of an inverter chain. The corresponding schematic is shown on the bottom of the Figure. The nodes of the sequence graph represent the states at the nets (n1 through n7 of the schematic), with the leftmost node corresponding to the input. The nodes are also annotated (a,b,c, etc.) with identifiers for the corresponding voltage waveforms of Figure 1.

Figure 4 depicts the structure of a sequence graph. Again, the inverter chain is used to illustrate the point. The node is annotated with the element to which it corresponds. For the first node, the element is net 1. There is also a pointer to the address for the corresponding state variable, in this case, the voltage waveform, 210, at net 1, which is labeled "a". There is also a reference to the next state(s), represented by the arrow between the nodes of the graph illustration. Other variables, such as optical emission waveforms, 220, or transition sequences, 230, can be derived from the state variables (as depicted by the derivation engine, 35, in Figure 3). The Figure shows that the graph may also contain pointers to one or more derived variables. If convenient, separate sequence graphs for each variable type, or set of variable types, may be retained.

The appropriate *technology model* (in this case, optical emission waveforms can be derived from the current waveforms and the optical emission model) is provided as input to the derivation engine. The output of the derivation engine are the *derived variables*, and these may be annotated upon the sequence graph to form an

annotated graph, 50. Going back to Figure 4, 230 depicts logical transition state data as another example of a derived variable. Other possible derived data are local noise fluctuations, power line bounce, local power dissipation, and so forth. These comprise the annotated sequence graph, 50, Figure 3. The technology model input to enable derivation of the derived variables is depicted by 40 in the Figure. The Figure depicts the sequence graph and annotated sequence graph as separate entities, generated separately, to simplify teaching of the separate activities and computations involved. However, it is obvious to one skilled in the art that the delineation of the sequence graph and annotated sequence graph may be broadly defined and still come within the scope of the invention. It would be convenient to annotate the original sequence graph with the state variables, or pointers to the state variables. Subsequent computation would result in the derived variables, which would conveniently be annotated to the same sequence graph, to comprise the annotated sequence graph. The original representation of the sequence graph may be retained, or discarded at any point in the process.

In another related implementation, still consistent with the spirit of the embodiment shown in the Figure, multiple sequence graph files are generated and retained, should multiplicity be convenient in the visualization flow. In the latter case, the appropriate pointers between the variables relevant to the various visualizations would facilitate the concurrent visualization of two or more circuit response

representations. A graphical user interface and data structure that supports toggling between two or more views would be valuable to the designer to intuitively relate two representations of the circuit responses. For example, viewing of the circuit activity (e.g., voltage, current, or optical emission, etc.) in the physical (layout or physical image) view would be enabled concurrently with the schematic view visualization. Here, the graphical user interface would provide functions or **stop, forward, backward, step, integral**. "Step" provides function to step through the "frames" of the animation, and "integral" displays the entire set of activities demonstrated. The latter could be the computed integrated emission in the case of optical emission, or could be a total switching activity visual report in other views (for example, the schematic view). The latter would provide an intuitive rendering of the cone of logic influenced by the stimulus (or subset, thereof - not all influenced devices would necessarily switch). Furthermore, the causal relationships may be illustrated in the static or dynamic visualizations. For the integrated view, it would be especially useful to have pointers such as arrows to depict the causal relationships. While causality might be inferred in the case of a schematic view, arrows depicting causality would clarify the dependencies when multiple signal paths may influence a particular gate. These pointers, or arrows, would be turned on or off by the user. An objective of this inventions is to supply the designer with views of the circuit response with the aid of intuitive visualizations which may be combined as desired and be presented in as simple or in as much detail as

desired, so that he/she may best interpret the circuit activity.

Returning to Figure 3, the annotated sequence graph, 50, and visualization models, 60, and the layout vs. schematic file (to recognize the devices/nets which are relevant to the visualization) are input to the visualization engine, 55. The visualization models comprise those relationships that are needed to compose the visualization, 70. An example of a visualization model for optical emission visualization are the emission models, which compute optical emission as a function of space and time in the vicinity of an emitting transistor. These models, together with the annotated sequence graph content, and visual backdrop, 65, comprise the inputs to the visual simulation engine, 70. Having on hand the relevant time varying data (those state variables and derived variables) and causal relationships between them, mappings to the circuit elements, and visualization models to render these variables against a backdrop, a richness of visualizations become possible. The resulting renderings work dynamically and interactively with the graphical user interface to vary the time and spatial (such as region, rotation, etc.) domains, and traverse design hierarchy as desired.

The rendering of the various views is finally visualize at an output device, 80. Here, a designer's workstation is depicted with the renderings within an IC viewer shown on the display. It is obvious that the output device as shown may be replaced by a variety of clients and still be consistent with the invention. depicted on the

display (front) is a rendering of an optical emission in the layout view, and in the schematic view (back).

Figure 5 again uses the simple example of an inverter chain to illustrate how circuit activity may be visualized in the schematic view, in the form of an animation or a still, integrated, image. Here, the individual transistors are explicitly drawn in the circuit schematic, 500. In 510, transistor nFET2 is shown "lit up" to represent that the transistor is switching, and/or is conducting current, and/or emitting light. In 520 pFET2 is shown "lit up". This would occur a number of "time frames" after nFET2 is active, but the Figure only depicts the frame that the emission is at its maximum. 530 depicts as integrated view, with all of the transistors "lit up", and arrows directed between them to indicate the causal order of events.

Figure 6 illustrates, again using the simple example of an inverter chain, optical emission activity overlayed on a layout view. Here, for simplicity, the MOSFET device regions are indicated by rectangles. Those familiar with the present state of PICA activity will know that pMOSFETs emit much less than nMOSFETs. For simplicity, pMOSFET and nMOSFET emission strength is not differentiated in the illustration. 610 illustrates nFET2 "lit up" in this layout view, 620 illustrates the next event, where pFET2 "lights up", and 630 illustrates the integrated emission where all of the active transistors are "lit up", and arrows between them are shown to indicate the causal ordering of events.

Another rendering is a current flow visualization, as shown in Figure 7. Element 710 illustrates, in the schematic view, current flow along the net connecting two inverters. Element 720 shows current flow depicted in a physical design view using the imagery of a lump traveling through the network. Here, the area of the lump could be colored to highlight the charge motion and to differentiate it in the still view, with a physical structure. The current could also be depicted as a bright dot moving along the network for each net carrying a current, for example.

Another rendering is a voltage visualization. Here, wires and transistors would be the backdrop, and the activity would be the motion of a voltage wavefront moving through the network. A net, or portion of a net, would be colored, for example, and deepen as it reaches a voltage rail. Vdd and ground could be represented by differing colors.

Another rendering is the charting of the sequence graph, or annotated sequence graphs or derivatives of, themselves. The sequence of causal relationships of a nontrivial network may be plotted such as 12 of Figure 2, to show the causal ordering of events. Several paths may be shown on one chart to illustrate parallel path behavior.

It is noted that complex circuits, and complex circuit types benefit from analysis of the subject visualization system and method. For example, *asynchronous circuits* are a particular challenge for timing analysis as well as

state analysis. The detailed timing behavior and logical state behavior is difficult to characterize since the usual clock boundaries and rules do not apply. The present invention provides means of characterizing asynchronous circuits in detail, retaining all of the causal relationships that form the network reaction to a given stimulus. The state variables and derived variables may be analyzed, and the sequence graph, or annotated sequence graph may be directly analyzed for consistency with expected behaviors (rules expressed in terms of the causal relationships).

Those of ordinary skill in the art will understand that with this system, numerous other visualizations of circuit activity may be rendered within the scope of this invention. These may include noise simulation, electromigration fault simulation, power dissipation simulation, and so forth.

It is noted that data reduction and management are important for practical implementation. Compact representation of the transistor level data uses device recognition (by layout vs. schematic assignment).

It is further noted that this data may again be processed to emphasize differences, golden image comparisons, etc. It is further noted that the various visualizations may be brought up in any IC viewer, and may be cross-probed between themselves or the design, verification, or test views, as appropriate.

A particular embodiment is a substructure which enables the visualization of simulated circuit functionality in slow motion time, one form of which is an animation of the optical emissions which occur as a result of a certain input set of stimuli. While this can be expressed in the general system and method of Figure 3, in this particular case, a direct "hardwired" route to the animations and still imagery is effective. The optical emission means of representing switching events in the animation is a natural presentation of the events for studying and interpreting circuit behavior, and is amenable to the "motion picture" medium. Figure 8 illustrates the process flow, starting with (110) which presents the simulation results in terms of currents and/or voltages ($I(t)$ and/or $V(t)$) describing the circuit activity, and (120) is the photon emission simulation result, $F(I(t), V(t))$, for each emitting transistor. The coordinates of the emitting transistors are located and the photon emission at each transistor is overlaid with the layout view. Here, the spatial variation at each transistor is computed in accordance with a physical model which assigns intensity to the emissions in the spatial regions in the vicinity of the transistor channel regions. The physical assignment might be a Gaussian spreading function applied to point sources located at preassigned "pixel regions" at and in the vicinity of the transistor channel. A Monte Carlo simulation may also be exercised to create a randomized distribution of photon events. The simulation visualization has been described in the copending commonly owned patent application entitled "METHOD FOR VLSI SYSTEM DEBUG AND TIMING ANALYSIS". The simulated emissions are overlaid over

the physical design data to aid in the visualization and interpretation of the emission data. A photomicrograph image of the region of interest might also be used for the overlay if desired. Images such as these can be combined in time sequence to make a slow motion movie of circuit activity. It is noted that this particular embodiment may be implemented with or without the aid of a sequence graph for the end implementation.

Once the simulated emissions are computed and areally interpreted as described above, comparison may be made to measure optical emissions as a diagnostics or comparative analysis technique. The method is illustrated in Figure 9. The simulated and measured emissions, (910) and (920), respectively, are compared and analyzed for differences by the comparative analysis tool (930). The output of (930) is a representation of the errors and faults (940). The concept of comparative analysis between simulated and measured results may be generalized to other visualizations such as current and voltage measurements in a similar fashion.

In each case the objects being compared need not be limited to areal images. In the case where a sequence graph exists this may be compared to the measured data in several different ways. A sequence graph corresponding to the measurement may be derived and compared to the simulation, or the simulated sequence graph may be compared to the measurement by one to one correspondence comparison between derive emissions as interpreted from each representation. It is not necessary to have complete correspondences between each emission. For

CLAIMS

1 1. A method for visualizing circuit operation,
2 comprising:

3 a. obtaining device activity based on one or
4 more of measured or simulated activity;

5 b. expressing the device activity in a
6 representation; and

7 c. representing the expressed activity in a
8 visual form.

1 2. A method according to claim 1, wherein said
2 representation includes sequence, connectivity and causal
3 relationship information.

1 3. A method according to claim 1, wherein said
2 representing step includes the step of visualizing the
3 expressed activity in an IC CAD viewer.

1 4. A method according to claim 1, wherein said
2 representing step includes the step of visualizing the
3 device activity representation as a simulation of optical
4 emissions that occur as a result of the device activity.

1 5. A method according to claim 1, wherein the obtaining
2 step includes the steps of:

3 applying device activity traces as inputs to
4 the circuit; and

5 measuring sequences of logical states at
6 designated elements.

1 6. A method according to claim 5, wherein the expressing
2 step includes the step of expressing the measured
3 sequences in a sequence graph format.

1 7. A method according to claim 1, wherein said obtaining
2 step includes the step of obtaining an activity trace
3 based on one or more of measured or simulated activity.

1 8. A method according to claim 1, wherein the visual form
2 is a slow motion animation.

1 9. A method according to claim 8, wherein the slow motion
2 animation is a video visualization.

1 10. A method according to claim 1, wherein the visual
2 form is an animated schematic.

1 11. A method according to claim 10, wherein in the
2 animated schematic, the devices or collection of devices
3 appear highlighted, or change color, shape or otherwise
4 visualize the occurrence of switching.

1 12. A method according to claim 1, wherein audio
2 representation of circuit activity augments the
3 visualization by the occurrence of sound in conjunction
4 with the visual indication of circuit activity.

1 13. A method according to claim 12, wherein the audio
2 frequency or other audio character is related to the
3 timing relationships of the switching events.

1 14. A method according to claim 13, wherein the timing
2 relationships of the switching events include delay from
3 prior switching event, or device transition speed, or
4 input to output delay.

1 15. A method according to claim 1, wherein switching
2 behavior is mapped to a mathematical graphical
3 representation which is related to a netlist.

1 16. A method according to claim 4, further comprising the
2 step of modeling the emissions as a hot electron
3 photoluminescence model.

1 17. A method according to claim 4, further comprising the
2 step of assigning the emission based on a two-state
3 (optically active or not) model according to whether the
4 device is switching or not.

1 18. A method according to claim 17, wherein the method of
2 determining the switching state of a device is by
3 thresholding the current.

1 19. A method according to claim 17, further comprising
2 the step of assigning the switching state by checking for
3 logical state (0 or 1) transitions at nets corresponding
4 to the terminals of a device to detect if the device
5 switches in response to the input level(s) to the device.

1 20. A method according to claim 4, wherein an areal (x-y)
2 view of the simulation is produced from the simulation
3 emission.

1 21. A method according to claim 1, further comprising the
2 step of designating regions of a device as an array of
3 "pixels" overlaid to the device.

1 22. A method according to claim 20, wherein the areal
2 distribution model is a Gaussian distribution from point
3 sources from designated areas of the device.

1 23. A method according to claim 22, wherein the
2 illumination intensity at each pixel results from a Monte
3 Carlo simulation of events.

1 24. A method according to claim 1, wherein the visual
2 form is a current flow animation.

1 25. A method according to claim 1, wherein the visual
2 form is a local power dissipation animation.

1 26. A method according to claim 1, wherein the visual
2 form is a verification trace animation.

1 27. A method according to claim 1, wherein the simulated
2 activity is a circuit electrical simulation and is
3 conducted for manufacturing test and subsequently
4 animated.

1 28. A method according to claim 1, wherein the visual
2 form is a sequence graph depicting the causal order of
3 waveform transition events.

1 29. A method according to claim 27, wherein the
2 electrical simulation is conducted for manufacturing test
3 and subsequently animated for optical emission.

1 30. A method according to claim 1, wherein optical
2 emission measurement data is compared to optical emission
3 simulation data and the regions (in x,y,t) of agreement
4 and/or disagreement between the two are identified.

1 31. A method according to claim 1, wherein logical state
2 data gathered from optical emission measurement is
3 compared to logical state data from simulation and the
4 areas (in x,y,t) of agreement and/or disagreement between
5 the two are identified.

1 32. A method according to claim 1, wherein the expressing
2 step includes the step of expressing the device activity
3 in a sequence graph format.

1 33. A method according to claim 32, wherein the sequence
2 graph is derived from a netlist or schematic, and
3 comprises a record of the events that occurred within the
4 network as a result of the system input.

1 34. A method according to claim 1, wherein the obtaining
2 step includes the step of obtaining optical emissions
3 from the circuit as a result of stimuli input to the
4 circuit.

1 35. A method according to claim 34, wherein the optical
2 emissions are generated by switching activity caused by
3 the input stimuli.

1 36. A method according to Claim 1, wherein:
 2 the obtaining step includes the steps of
 3 i) using an instruction trace to obtain a first
 4 representation of device activity, and
 5 ii) using a testvector sequence to obtain a
 6 second representation of device activity; and
 7 further including the step of comparing the
 8 first and second representations to determine how well
 9 the testvector recreates the activity generated by the
 10 instruction trace.

1 37. A method according to Claim 1, wherein:
 2 the obtaining step includes the step of using a
 3 testvector sequence to cause device activity; and
 4 further including the step of analyzing said
 5 device activity to verify or debug the testvector
 6 sequence.

1 38. A method according to claim 1, wherein the circuit is
 2 an asynchronous circuit.

1 39. A system for visualizing circuit behavior,
 2 comprising:
 3 a. means for simulating circuit activity;
 4 b. means for expressing the circuit activity as
 5 a device activity representation; and
 6 c. means for visualizing the device activity
 7 representation as a simulation of optical emissions that
 8 may occur as a result of device activity.

1 40. A system according to claim 36, wherein said device
2 activity representation includes sequence, connectivity
3 and causal relationship information.

1 41. A system according to claim 36, wherein said means
2 for visualizing includes an IC CAD viewer for visualizing
3 the expressed activity.

1 42. A system according to claim 36, wherein said means
2 for visualizing includes means for visualizing the device
3 activity representation as a simulation of optical
4 emissions that occur as a result of the device activity.


1 43. A system according to claim 36, wherein the means for
2 simulating circuit activity includes:
3 means for applying device activity traces as
4 inputs to the circuit; and
5 means for measuring sequences of logical states
6 at designated elements.

ABSTRACT



A method and system for visualizing circuit operation.

In the method device activity is obtained based on one or
5 more of measured or simulated activity. The device
activity is expressed in a representation, and the
expressed activity is represented in a visual form. One
suitable form of activity is the simulated version of the
PICA slow motion movie. The invention may apply to other
10 simulated design data vies as well, such as switch level
simulation, current density simulation, and power density
simulation.


Causal Relationship of Voltage Waveforms




Sequence Graph for Inverter Chain



IC Activity Visualization



Format of Sequence Graph



Examples of derived variables

Emission waveform
(derived variable)


220

Logical transitions
(derived variable)


($t=0, level=0$; $t=t1, level=1$)

230


Visualization in Schematic View




500



510




520




530

Visualization in Layout View


610





620




630



Visualization of Current in Schematic and Layout Views



Optical Emission Simulator



```
graph LR; 910[Simulated Emission] --> 920[Measured Emission]; 920 --> 910; 910 --> 930([Comparative Analysis Tool]); 930 --> 940[Error/Fault Analysis];
```

The flowchart illustrates the process of error/fault analysis. It begins with a box labeled "Simulated Emission" (910) and a box labeled "Measured Emission" (920). A double-headed arrow connects these two boxes, indicating a comparison or feedback loop. An arrow points from the "Simulated Emission" box to an oval labeled "Comparative Analysis Tool" (930). From the "Comparative Analysis Tool", an arrow points to a box labeled "Error/Fault Analysis" (940).

SSM&P Docket No.: 13031
 IBM Docket No.: YO999-438

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name:

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

SYSTEM AND METHOD FOR VLSI VISUALIZATION

the specification of which (check one)

☒ is attached hereto.

 was filed on as United States Application Number

or PCT International Application Number

and was amended on (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application, having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)	Priority Claimed
(Number) <u> </u> (Country) <u> </u> (Day/Month/Year Filed) <u> </u>	<input type="checkbox"/> Yes <input type="checkbox"/> No
(Number) <u> </u> (Country) <u> </u> (Day/Month/Year Filed) <u> </u>	<input type="checkbox"/> Yes <input type="checkbox"/> No
(Number) <u> </u> (Country) <u> </u> (Day/Month/Year Filed) <u> </u>	<input type="checkbox"/> Yes <input type="checkbox"/> No

I hereby claim the benefit under 35 U.S.C. §119(e) of any United States provisional application(s) listed below.

(Application Number) <u> </u>	(Filing Date) <u> </u>
(Application Number) <u> </u>	(Filing Date) <u> </u>

I hereby claim the benefit under 35 U.S.C. §120 of any United States Application(s), or §365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States, or PCT International application in the manner provided by the first paragraph of 35 U.S.C. §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in 37 CFR §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

(Application Serial No.) <u> </u>	(Filing Date) <u> </u>	(Status) (patented, pending, abandoned) <u> </u>
(Application Serial No.) <u> </u>	(Filing Date) <u> </u>	(Status) (patented, pending, abandoned) <u> </u>

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number).

Manny W. Schecter (Reg. 31,722), Terry J. Ilardi (Reg. 29,936), Christopher A. Hughes (Reg. 26,914), Edward A. Pennington (Reg. 32,588), John E. Hoel (Reg. 26,279), Joseph C. Redmond, Jr. (Reg. 18,753), Douglas W. Cameron (Reg. No. 31,596), Kevin M. Jordan (Reg. No. 40,277), Stephen C. Kaufman (Reg. No. 29,551), Daniel P. Morris (Reg. No. 32,053), Louis J. Percello (Reg. No. 33,206), Jay P. Sbröllini (Reg. No. 36,266), David M. Shofi (Reg. No. 39,835), Robert M. Trepp (Reg. No. 25,933) and Louis P. Herzberg (Reg. No. 41,500).

g:\ibm\105\13031\misp\13031.doc

SSM&P Docket No.: 13031
IBM Docket No.: Y0999-438Send Correspondence to: Richard L. Catania, Scully, Scott, Murphv & Presser400 Garden City Plaza, Garden City, New York 11530Direct Telephone Calls to: (name and telephone number) Richard L. Catania, (516) 742-4343Daniel R. Knebel

Full name of sole or first inventor

Inventor's Signature

9-27-99

Date

7 Rhinebeck Rd., Carmel, New York, 10512

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATIONMark A. Lavin

Full name of second joint inventor, if any

Inventor's signature

24 SEP 1999

Date

20 Anne Chambers Lane, Katonah, New York 10536

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

J. Moreno

Full name of third joint inventor, if any

Inventor's Signature

9/24/1999

Date

205 HOLMES AVE, HARTSDALE, NY 10530 ResidenceCHILE

Citizenship

Same as above

Post Office Address

SSM&P Docket No.: 13031
IBM Docket No.: YO999-438

Stanislav Polonsky

Full name of ~~fourth~~ joint inventor, if any

Stan Polonsky
Inventor's signature

9/24/99
Date

3 Baker Street, Mohegan Lake, New York 10547
Residence

U.S.A.
Citizenship

Same as above
Post Office Address

Pia N. Sanda
Full name of fifth joint inventor, if any

Inventor's Signature

Date

3 Havrake Lane, Chappagua, New York 10514
Residence

U.S.A.
Citizenship

Same as above
Post Office Address

Steven H. Voldman
Full name of fifth joint inventor, if any

Inventor's Signature

Date

75 Old Farm Road, South Burlington, Vermont 05403
Residence

U.S.A.
Citizenship

Same as above
Post Office Address

SSM&P Docket No.: 13031
IBM Docket No.: Y0999-438

Stanislav Polonsky

Full name of fourth joint inventor, if any

Inventor's signature

Date

3 Baker Street, Mohegan Lake, New York 10547

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

Pia N. Sanda

Full name of fifth joint inventor, if any

Pia N. Sanda

Inventor's Signature

9/23/99

Date

3 Hayrake Lane, Chappagua, New York 10514

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

Steven H. Voldman

Full name of fifth joint inventor, if any

Inventor's Signature

Date

75 Old Farm Road, South Burlington, Vermont 05403

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

g:\ibm\105\13031\mloc\13031.doc

SSM&P Docket No.: 13031
IBM Docket No.: YO999-438Stanislav Polonsky

Full name of fourth joint inventor, if any

Inventor's signature

Date

3 Baker Street, Mohegan Lake, New York 10547

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

Pia N. Sanda

Full name of fifth joint inventor, if any

Inventor's Signature

Date

3 Hayrake Lane, Chappagua, New York 10514

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

Steven H. Voldman

Full name of fifth joint inventor, if any

Inventor's Signature

Date

75 Old Farm Road, South Burlington, Vermont 05403

Residence

U.S.A.

Citizenship

Same as above

Post Office Address

e:\ibm\105\13031\misc\13031.doc